This paper proposes a new circuit configuration of a multilevel current-source inverter (CSI). In this new topology, a three-level CSI of which all of the power switches are connected at the identical potential level line works as a main inverter circuit, and inductor cells are connected in parallel with the main inverter as auxiliary circuits. The inductor cells are composed by full-bridge power converters with inductors across the bridges. The inductor cells work to generate intermediate level currents of the output to obtain a multilevel current waveform without any additional external DC power sources. Fig. 1 shows a schematic diagram of the proposed multilevel CSI. A five-level CSI configuration is obtained by connecting a single inductor cell, a nine-level CSI configuration is achieved by connecting two inductor cells in parallel with the main three-level CSI, and so forth. The relation between the level number of the CSI output current waveform and the number of the inductor cells can be obtained from the equation below:
This paper proposes a new circuit configuration of a multilevel current-source inverter (CSI). In this new topology, a three-level CSI of which all of the power switches are connected at the identical potential level line works as a main inverter circuit, and inductor cells are connected in parallel with the main inverter as auxiliary circuits. The inductor cells are composed by full-bridge power converters with inductors across the bridges. The inductor cells work to generate intermediate level currents of the output to obtain a multilevel current waveform without any additional external DC power sources. In the proposed multilevel CSIs, the DC current-sources are indispensable, which can be obtained by employing choppers with smoothing inductors connected with the main three-level inverter. The choppers work as DC current-sources. The choppers consist of two controlled switches that regulate a pair of the DC currents flowing through the two smoothing inductors L 1 and L 2 . Fig. 2 shows the concrete five-level CSI configuration with the choppers based DC current-sources. It should be noted that only a single DC voltage source is required and is connected to the CSI. Proportional integral (PI) regulators are independently applied to control two of the DC currents flowing through the smoothing inductors L 1 and L 2 , which determine the amplitude of the PWM output current waveform, and the current flowing through the inductor cell L c .
The operation performance of the proposed multilevel CSI is examined and is validated through some computer simulations. Furthermore, a laboratory experimental prototype of a five-level CSI was set up to verify the proper operation of the proposed new topology. Fig. 3 shows the experimental waveforms of the five-level CSI, i.e., showing the steady state 8-A five-level output current and the load current waveforms. The total harmonic distortion of this fivelevel output current is 3.3%. 
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Introduction
The fast ever-lasting development of power devices working at high switching frequencies for medium and high power applications such as metal-oxide-semiconductor field-effect transistors (MOSFETs) and insulated gate bipolar transistors (IGBTs) has improved power converter performance. Development of high-performance semiconductor switches also increases the research interest in high power converters such as multilevel inverters because they have capability to deliver higher output power with low-voltage or low-current rating devices, lower dv/dt and less distorted output waveforms resulting in reduction of the filter size, compared with the conventional two-level inverters (1) (3) (4) . In general, the inverter topologies can be classified into voltage-source inverters (VSI) and their dual circuits, i.e., current-source inverters (CSI). The VSI has a DC voltage power source and generates AC voltage waveforms to the load, while the CSI delivers AC current waveforms from DC current power sources. The latter features capability of shortcircuit protection because of its high-impedance DC power source, but requires protection against an open-circuit to guarantee continuity of the current. The VSI is more widely used than the CSI topology due to some drawbacks such as a heavy inductor used to obtain a smooth DC current and discrete diodes connected in series with the power switches. These drawbacks often degrade the overall efficiency of the * Department of Electrical and Electronic Engineering, Shizuoka University Hamamatsu, Shizuoka 432-8561 * * Department of Electrical Engineering, University of Jenderal Soedirman Purwokerto, Jawa Tengah 53122, Indonesia * * * Department of Energy and Environment Engineering, Nagaoka University of Technology Nagaoka, Niigata 940-2188 CSI (5) (7) . However, the series diode might not be necessary because new IGBTs with reverse-blocking capability (reverse-blocking IGBTs) are emerging (6) (8) . Furthermore, in order to make the multilevel CSI topology more attractive and affordable, epoch-making ideas to create novel CSI topologies are required.
In this paper, new configurations of the multilevel CSI, applying full-bridge inductor cells, are presented. The inductor cells work to generate the intermediate current-levels through charging and discharging operation modes of the inductors with no additional external DC power sources. The operation performance of the proposed multilevel CSI is examined and is validated through some computer simulations. Furthermore, a laboratory experimental prototype of a five-level CSI was set up to verify proper operations of the proposed new topology, using the power MOSFETs with series blocking diodes. Fig. 1 (a) shows a basic circuit configuration of a three-level CSI proposed in the authors' previous research work (2) . All of the power switches Q1, Q2, Q3 and Q4 are connected to a common-source (common-emitter) line. Table 1 lists the switching states of this three-level CSI for three-level output current waveform generation of +I, 0 and −I current levels. Furthermore, Fig. 1(b) shows a configuration of a proposed full-bridge inductor cell composed by four controlled power switches Q5, Q6, Q7 and Q8, series blocking diodes and an inductor L c connected across the bridge.
Circuit Configuration and Operation Principle
Operation Principle of Multilevel CSI
The newly proposed configuration of the multilevel CSI can be obtained by connecting the former three-level CSI as a main inverter circuit, and a single or more inductor cells as shown in a generalized schematic diagram of the proposed 
where M is the level number of the output current and N is the number of the inductor cells. For M level CSI, if the two DC current-sources are assumed to have identical current amplitude I, the current flowing through the N th inductor cell I LcN is expressed as Fig. 3 shows an example of a five-level CSI configuration. Furthermore, Fig. 4 shows the operation modes of the inductor cell during a positive cycle operation. Charging operation mode of the inductor L c is achieved by making the switches Q6 and Q7 turned on, while switches Q5 and Q8 are turned off. A constant current I Lc = I/2 flows through the power switches Q6 and Q7 which energizes the inductor L c to its maximum energy W expressed as 
and the discharging operation mode is achieved by turning on the switches Q5 and Q8 and by turning off Q6 and Q7. The stored energy in the inductor is discharged to the load as a current I/2. In case of a resistive load, the inductor value can be found as
where I Lc is an inductor cell current (A), R is a load resistor (Ω), f s is a switching frequency of the inductor cell circuit (Hz), and ΔI Lc is an acceptable current ripple of the inductor cell current (A). Using this new multilevel CSI topology, several advantages can be obtained as follows:
( 1 ) The power switches of the main three-level inverter are connected to an identical potential line; hence they can be driven by using only a single non isolated gate drive power supply. ( 2 ) The level of the output current can be increased by connecting some inductor cell circuits to the main three-level inverter without any additional DC power sources. Table 2 and the more detailed operation modes of the five-level CSI are illustrated in Fig. 5(a) to (g). Power device utility and average switching frequency between Q6Q8 and Q5Q7 in the circulating modes of the inductor cell current are considerations to use redundant switching states for multilevel current generation. It is also related to the heat distribution between the switches Q6Q8 and Q5Q7 caused by their switching and conduction losses. The five output current levels +I, +I/2, 0, −I/2 and −I are generated as follows:
( 1 ) Current level +I Q1, Q2, Q5 and Q7 are turned off, while Q3, Q4, Q6 and Q8 are turned on, making the currents +I flow to the load; ( 2 ) Current level +I/2
Charging mode: Q1, Q2, Q5 and Q8 are turned off, while Q3, Q4, Q6 and Q7 are turned on, making the currents of +I/2 flow to the load and the inductor cell at the same time. The inductor cell is energized in the charging mode.
Discharging mode: Q2, Q3, Q6 and Q7 are turned off, while Q1, Q4, Q5 and Q8 are turned on, making the stored energy in the inductor be released to the load as a current +I/2. The inductor cell is in discharging mode; ( 3 ) Current level 0 Q1, Q4, Q5Q7 or Q6Q8 are turned on, while Q2, Q3, Q6Q8 or Q5Q7 are turned off, establishing the current circulation for every DC current-source and in the inductor cell. No current flows to the load; ( 4 ) Current level −I/2
Charging mode: Q3, Q4, Q6 and Q7 are turned off, while Q1, Q2, Q5 and Q8 are turned on, making the current −I/2 flow to the load and the inductor cell current is kept at the constant value of I/2. The inductor cell works in the charging mode even though the negative cycle.
Discharging mode: Q2, Q3, Q5 and Q8 are turned off, while Q1, Q4, Q6 and Q7 are turned on, where the stored energy in the inductor is discharged to the load as a current −I/2. The inductor cell is in discharging mode; and Q3, Q4, Q6Q8 or Q5Q7 are turned off, while Q1, Q2, Q5Q7 or Q6Q8 are turned on, making the currents −I flow to the load.
DC Current Sources
In the proposed multilevel CSIs, the DC current sources are indispensable, which can be obtained by employing simple choppers with smoothing inductors connected with the main three-level inverter. The choppers work as DC current sources, which consist of two controlled switches that regulate a pair of the DC currents flowing through the two smoothing inductors L 1 and L 2 . Two free-wheeling diodes are used to keep continuous currents flowing through the inductors. Fig. 6 and Fig. 7 show the concrete five-level and nine-level CSI configurations with the choppers based DC current sources. It should be noted that only a single DC voltage source is required and is connected to the CSI.
A control diagram of the choppers for the DC current source is presented in Fig. 8 . Proportional integral (PI) regulators are independently applied to control two of the DC currents flowing through the smoothing inductors L 1 and L 2 , which determine the amplitude of the PWM output current waveform I pwm simultaneously. Making the inductor currents I L1 and I L2 follow their reference current I re f is the objective of these current regulators. The switching gate signals of the chopper switches are generated by comparing the error signals of the detected steady state inductor currents, and a triangular waveform after passing through the PI regulator. These signals are used to control the duty cycles of the chopper switches to obtain the balanced and stable DC currents.
PWM Inverter and Inductor Cell Control
In order to obtain a low-distortion output current waveform, a pulse width modulation (PWM) technique is applied to the inverter. In this paper, a level-shifted multi-carrier based sinusoidal PWM technique is employed to generate the gate signals for the CSI power switches and to obtain the PWM current waveforms as shown in Fig. 9 . All triangular carrier waveforms are in phase with an identical frequency. The frequency of the modulated signal (a reference sinusoidal waveform) determines the fundamental frequency of the output current waveform, while the frequency of the triangular carrier gives the switching frequency of the CSI power switches. An M-level output current waveform using this modulation technique requires (M-1) triangular carriers with DC offsets.
A schematic diagram including the current controller of the inductor cell for the five-level CSI is shown in Fig. 10 . The control circuit of the inductor cell functions to switch the operation modes, i.e. charging and discharging modes, of the inductor cell. The current flowing through the inductor I Lc is kept constant. It generates the intermediate level currents based on the output waveform of the main three-level CSI. A PI regulator is applied to zero the error between the detected current flowing through the inductor cell I Lc and the reference current which is half of the main DC currents I L1 and I L2 . The output of the PI regulator is modulated by a triangular carrier to generate the control signal i[0] determining the operation mode of the inductor cell. In case of the nine-level CSI, the control circuit is similar to the first inductor cell controller mentioned above. The difference is only the reference value for the second inductor cell current I Lc2 , which is quarter of the main DC current-source amplitude. Therefore, if there are N inductor cells connected in parallel with the main inverter, the amplitude of the current flowing through the N th inductor cell is as previously expressed in (2).
Filter Capacitor
It is necessary to add a filter capacitor across the load because the inverter works as a current source and the load usually has an inductive component. The filter capacitor also functions to filter the harmonic components, e.g. switching harmonic components, of the PWM multilevel output current. The harmonic components of the PWM current should flow into the filter C f . In general, the parasitic resistor component of the capacitor is much lower Table 3 . Test parameters than the load resistance; hence the losses and heat caused by the harmonic components flowing into the filter capacitor are much smaller. Moreover, using the higher switching frequency with its constraints, and with the higher level number of the output current, a smaller size of the filter capacitor is applicable. A proper choice of the capacitor is important to minimize the heat in the filter, e.g. capacitor with small equivalent series resistance (ESR). Fig. 11 shows a circuit diagram of a CSI connected with the filter capacitor (C f ) with its internal resistor (R Cf ), and the load (R and L). The equivalent impedance of this circuit is expressed as
For this circuit, the resonance frequency (ω o ) can be found as
This capacitor value should be avoided in order to prevent such resonance in the circuit. In addition, as in dual property with the voltage source inverter, since the inverter behaves as a current source, it should be connected with a capacitive load (including the filter capacitor). Thus, the total impedance connected to the CSI as expressed in (5) should be a capacitive. It is another key in choosing the value of the filter capacitor.
Computer Simulation Results
In order to test the operation of the proposed multilevel CSI topology, computer simulations are conducted by using a PSIM software. This section presents the computer simulation results of the proposed five-level and nine-level CSI configurations. The simulation parameters are listed in Table 3. The five-level and nine-level configurations shown in Fig. 6 and Fig. 7 are tested with a single DC power source. Fig. 12(a) shows a computer simulation result of the fivelevel CSI, where the five-level and the load current waveforms are presented. Fig. 12(b) shows the current waveforms flowing through inductors L 1 , L 2 and L c . The amplitude of the DC current sources are well balanced for both smoothing inductors I L1 , I L2 , and the current amplitude of the inductor cell I Lc corresponds to half of the peak level of the five-level output current waveform. Fig. 13 shows the test result of a load step change from 4 Ω to 8 Ω showing the five-level current, inductor cell current and load voltage waveforms at constant output current and constant gains of PI controller.
Furthermore, Fig. 14(a) shows another computer simulation result of the nine-level CSI. Fig. 14(b) shows the DC current sources I L1 and I L2 , and the first and the second inductor cell current waveforms I Lc1 and I Lc2 of the nine-level CSI. The amplitude of the DC current sources are also well balanced for both smoothing inductors, and the amplitudes of inductor cell current waveforms I Lc1 and I Lc2 are correspond to half and quarter of the peak level of the nine-level output current waveform, respectively. It is confirmed that the fivelevel and the nine-level CSIs can generate proper multilevel 
Experimental Test Results
In order to verify and to prove feasibility of the proposed multilevel CSI configuration experimentally, a laboratory prototype of the five-level CSI was constructed with power MOSFETs (FK30SM-5) and fast recovery diodes (HFA16PB120). The implemented circuit specifications are identical as the computer simulation parameters in Table 3 . Fig. 15 shows experimental waveforms of the five-level CSI, i.e., a steady state 8-A five-level output current and a load current waveforms. Fig. 16 shows the current waveforms flowing through inductors L 1 , L 2 and L c . The inverter works properly generating a five-level output current waveform. As can be seen in the figure, a low distorted sinusoidal load current waveform is also obtained after filtering by a small 5-μF filter capacitor. All of the experimental waveforms agree with those of the computer simulation results. The ripple difference between the DC input current I L1 and I L2 is caused by the difference in the delivering periods of the current to the load. In one cycle, a current source supplies for only half cycle of the current to the load. The rest of the cycle is a current circulation mode. In addition, the diodes and power MOSFETs switches used in the experimental setup have relatively high forward voltage drop and high on-resistance, which introduce a problem in controlling the inductor cell current, and cause more ripple in the inductor cell current. Using higher-performance diodes and power MOSFETs, the ripple of the inductor cell current can be reduced. Fig. 17 shows a frequency analysis result of the fivelevel PWM output current waveform including the switching harmonic component and its sidebands, with total harmonic distortion (THD) of 3.3%. Fig. 18 shows a frequency spectrum of load current presenting elimination and reduction of the harmonic components with a small 5-μF filter capacitor. Fig. 19 shows an efficiency characteristic of the prototype five-level CSI. As can be seen, the efficiency is low in a light load condition which is caused by conduction losses of the inductors and switching devices becoming relatively dominant against the load power. In general, this is a substantial drawback of current-source power converters. However, the efficiency increases as the load becomes heavier, and the maximum efficiency of the prototype was confirmed to be 87.8% 
Conclusion
In this paper, a new generalized configuration of a multilevel CSI, which employs auxiliary full-bridge inductor cells has been proposed. A multilevel current waveform is obtained by controlling the charging and the discharging operation modes of the inductor cells connected in parallel with the main three-level CSI. The validity of the proposed topology has been verified through computer simulations and in an experimental setup.
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